With the rapid development of VLSI (Very Large Scale Integration) circuit, IP (Intellectual Property) protection for reused technology is widely concerned. A watermarking scheme for IP protection is proposed on basis of a two dimensional chaotic mapping model (TDCM). The scheme utilizes a secure and controllable embedding model to compute the aggregation level of physical resource positions and the secure threshold of controllability. A two dimensional chaotic sequence is generated with the control of secure threshold. The first dimensional sequence is used to determine random watermark positions and the second dimensional sequence is to control watermark number in each position. Finally, the watermarks are inserted into corresponding places orderly. The experiments show that the proposed scheme has low resource overhead by comparing with other schemes. The resistance to attacks and robustness of the watermark are encouraging as well.
Introduction
The rapid advance of LSIC (Large Scale Integrated Circuits) makes it popular to integrate complex system into a single chip, called SoC (System on Chip). Since SoC is highly integrated, traditional design technique cannot meet the design requirements. Therefore, FPGA (Field Programmable Gate Array) becomes a mainstream for SoC implementation because it can improve the inflexibility of custom circuits and the problems of insufficient gates of original programmable device [1] , [2] , [3] , [4] . FPGA is an evolutionary product of PAL (Programmable Array Logic), GAL (Generic Array Logic), etc. It is a semi-custom circuit in specific integrated circuit. The program design of IP circuit is implemented by hardware language. In implementation of SoC, the security of IP circuit is also widely concerned. So far, research on watermarking schemes for IP protection has gotten some achievements. For instance, literature [5] , [6] , [7] makes a comprehensive conclusion and analysis of developments and challenges in IP watermarking technologies in recent years.
In order to solve security problem of FPGA based IP design, J. Lach's team [8] firstly proposed the concept of FPGA IP watermark and utilized unused LUTs (Lookup Tables) in FPGA for watermark insertion [9] , [10] , [11] , [12] , [13] , [14] , [15] , [16] . The basic flow of the proposed algorithms is shown in Fig. 1 , each CLB module in the figure can be set as distributed RAM configuration as well as distributed ROM configuration. The data initialization of distributed ROM configuration is realized by setting corresponding parameters. The most important of CLB is the 4 input function generation LUT. It is eventually used to achieve certain logic function. The data flow information of the matched storage is able to be modified without impacting the performance of IP core when LUT is free and the safety insertion of IP core watermark information is achieved. In last decade, highly integrated circuits make IP reuse technology be popular since it greatly cuts the cycle of IP design. In company with the popular utilization of IP reuse technology, the reused IP is easily to cause disputes on ownership. Meanwhile, chaos theory is introduced in IP watermarking scheme for its good performance on security. For example, literatures [17] , [18] employed logistic mapping to generate a sequence as watermark. Furthermore, the chaotic mapping can be used to scramble image space and the watermarks are then inserted. For its effectiveness on digital watermark, chaotic mapping is widely used in recent IP watermarking schemes [19] .
In existing IP watermarking schemes based on one dimensional chaotic mapping [20] , the ability against attacks and robustness are needed to be improved. For this purpose, a two dimensional chaotic mapping based watermark embedding model and corresponding embedding scheme are proposed. Firstly, the scheme utilizes a secure and controllable embedding model to compute the aggregation level of physical resource positions and the controllable secure threshold. A two dimensional chaotic sequence is generated with the control of secure thresholds. The first dimensional sequence is used to determine random watermark positions and the second dimensional sequence is to control watermark number in each position. Finally, the watermarks are inserted into corresponding places orderly. By comparing with other schemes, the system has higher rate of resource utilization after watermark insertion. The system has
TPCM mathematical models
The model is designed for security of random watermark insertion. The watermark positions may be easily to be determined once the illegal user utilizes resource discreteness analysis. It will bring great threat to security of the watermarked system. Consequently, we design a secure embedding model based on two dimensional chaotic mapping. The model makes the watermarked resources combine with original design resource which achieves better security. 
. All of the CLBs will be classified according to the criterion whether .
The controllable secure threshold P represents aggregation level of used resources in FPGA and their variation rage. The threshold can be used to constrain the aggregation level of used resources into the minimum. In this case, the watermarks will be elusive and robust. 
Two Dimensional Chaotic Mapping Model
Chaos system is a nonlinear dynamical system sensitive to the initial value. For its good randomness, chaos system is widely applied in information security. The Lyapunov exponent is used to describe the nonlinear feature of chaotic map [21] , [22] , [23] . The number of Lyapunov exponent is consistent with the dimension of system. The system with one Lyapunov exponent great than zero can be called as chaotic system and with more than two Lyapunov exponent great than zero can be called as hyper chaotic system. It is of significance that Lyapunov exponent can describe the instability of chaotic system accurately. Large Lyapunov exponent represents the system is more instable. In this case, the feature of chaotic system is close to random. The model utilizes the randomness of chaotic system and embeds watermarks into IP circuit in a secure way. The illegal user is hard to analyze the ownership information by analysis attacks.
Definition 4: Two dimensional chaotic mapping can be denoted by two dimensional nonlinear equations. The expressions are as follows: 
The coefficient
in (10) is constant.
i a is a key factor to determine Lyapunov exponent in two dimensional chaotic system. In this case, the selection of i a has direct influence on stability of chaotic system. Since two dimensional chaos has more complex timing sequence by comparing with one dimensional chaos. It will lead to the time increase of chaotic mapping and affect the requirement of real time. In this paper, we select a group of coefficients i a in literature [18] to achieve a two dimensional chaotic system. The procedure shows as follows:
(1) Select a system with large Lyapunov exponent (denotes the system is the most instable) as the chaotic mapping function for watermark insertion, that is: 
Robust IP Watermarking Algorithm based on Two Dimensional
The two dimensional chaotic mapping is employed to achieve better security. Definition 3 gives the definition of controllable secure threshold. It is used as a constraint for the selection of watermark positions. An IP watermarking algorithm based on two dimensional chaotic mapping is proposed. Finally, the watermark embedding and extraction are performed on basis of the proposed algorithm. As secret key is employed to control the position where IP watermark information is embedded in real time, design of its sequence directly determines the concealment of watermark position. In the process of secret key generation discussed in this paper, we consider the following scenario: It may easily attract the attention of an adversary and increase the chances of exposure to attacks if the generated secret key is not dispersedly distributed and instead positioned closely to the original watermark. Therefore, it is an essential aspect of robustness of watermark methods to devise an effective security strategy that distribute generated secret key as dispersedly and far away from the original watermark as possible. As depicted in Figure 2 , we introduce our secret key generation algorithm from three perspectives that guarantees secure use of secret key, including resource searching, resource recording, as well as secret key generation.
(1) Resource searching. All CLB matrices used in FPGA design are read as an entirety. Then, LUT resources inside CLB matrices are scanned using probes. Based on architectural characteristics of FPGA devices, CLB matrices can be traversed in a zigzag fashion to ensure every single LUT is visited.
(2) Resource recording. In parallel to resource searching, each CLB matrix is accompanied with a two-dimensional matrix which keep track of the utilization of LUT, using 0 to mark free LUTs and 1 to mark used ones. Figure 2 , we need to first use a random number generator to select addresses in the linear list if we want to reconstruct an Upos with linear list structure based on the resource utilization information provided by the resource recorder. As such a linear list only keeps positions of free LUTs, we will be able to guarantee with high probability that information recorded in these position greatly resembles that in the original design, which leads to a set of addresses with two-dimensional chaotic mappings. Finally, we will be able to save selected address information Wpos into bit-files.
Watermark Embedding
The embedding algorithm utilizes the feature of LUT in FPGA. The controllable secure model is proposed to constrain the watermark positions. In this paper, DES encryption algorithm is introduced to encrypt watermark information. The encrypted information is further hashed. Since hash is irreversible, watermark extraction can only verify whether the watermark exists. The original watermark information cannot be recovered from watermarked IP design mark T . The algorithm shows as Fig. 3 : Step 5: All elements in sequence 
Watermark Extraction
When the IP ownership is suspected to be infringed, the IP owner can extract and verify the watermarks in the design for ownership proof. The procedure is stated as follows.
Step 1: With the initial key key of two dimensional chaotic mapping and the mapping log file, the chaotic sequence Z can be recovered.
Step 
Step 3: According to the procedure in step 1 of watermark embedding, the original watermark information S is preprocessed to get sequence R .
Step 4: The generated sequence R in step 3 is compared with that in step 2. If they are equal, the ownership verification is successful; otherwise, it is failure.
Experiments and Analysis
In this section, we will evaluate and analyze the proposed watermarking algorithm in terms of resource overhead, robustness and ability against attacks.
Resource Overhead Analysis
In watermark embedding procedure, original watermark information is encrypted by DES algorithm and then hashed. The data can be compressed by using Hash algorithm. Consequently, despite the length of original watermark, the hashed result is 128bit constantly. The resource overhead will not increase when the length of watermark bits is great than 128. The watermark volume is improved. With the proposed algorithm, the length of watermark bits is unlimited. (%) L  denotes the rate of utilized LUTs and (%) S  is the growth rate of utilized resource after watermark insertion. The growth rate of utilized resource is constantly close to 0.3% after embedding watermark, which satisfies the requirements resource overhead. Since the proposed algorithm utilizes unused LUTs for watermark insertion, the watermark will lead to increase of resource overhead. However, the watermarked resources will not be accessed when the system is running. Therefore, the power overhead will not increase. The experiments show that the proposed algorithm has good performance on resource overhead and power consumption.
To evaluate the features of low overhead and high watermark volume, we analyze the resource distribution in original design and watermarked design. Xilinx Virtex II XC2V2000 FPGA device is used in experiments. The RS IP core is selected as the target IP design. Fig. 4(a)(b) shows the resource distribution. The proposed model can improve the number of embedded watermark bits. The rate of resource utilization can be also calculated. Meanwhile, we analyze the resource variation and the resource aggregation is better. 
Robustness
In section 2, a concept of standard aggregation level 0 p of utilized resources in design is proposed and controllable secure threshold p is also defined. p is used as constraint to limit the watermarks around the functional resources. In this way, the watermarks are hard to be removed and destroyed. So the robustness is strengthened. Furthermore, the use of two dimensional chaotic mapping has good effects to improve watermark randomness and security.
To evaluate the practical effect of the proposed secure model, we conduct experiments on watermark robustness. Two types of FPGA device are selected, respectively XC2V2000 and XC2V4000. The target IP cores [24] are aes_dec and rs_dec4. We insert the original watermark information "Test IPMark" into IP designs with two watermark embedding algorithm. With the performance testing module in platform implemented by VC language, the resource distributions in original design and watermarked design are compared, as shown in Fig. 5(a)(b) .
In Fig. 5(a) , the blue area represents the utilized resources in original design and red points are watermarked resources. The scheme in literature [25] is a random insertion. The watermarked positions are uncontrollable and random and may appear in any places. The standard aggregation level 0 p after embedding watermark differs with that of the original design. It will bring great threat to watermark security and robustness. Consequently, In Fig. 5(b) , we propose a secure watermark embedding model to guarantee better security and robustness. 
Security Analysis
The security of IP core mainly reflects the ability of watermark withstanding the malicious tamper or attacks. The normal attack methods include removal attack, physical attack, forgery attack and collusion attack etc. The removal attack removes the watermark directly by certain means. For the brute force attack, it searches the inserted secret information by force. The forgery attack inserts the illegal watermark to IP core which should not exist originally. The passive aggression represents that the attacker who is able to detect the watermark and recognize every mark, but fails to decipher the mark code. The security and performance analysis of proposed algorithm in this paper is conducted under the illegal removal attack and noise attack modes [25] , [26] , [27] .
Ability against Reverse Analysis Attacks. In the proposed two dimensional chaotic mapping based IP watermarking scheme, the watermarks insertion can be implemented by configuration of logic function. It is difficult for illegal attackers to get logic function in programmable logic circuit by reverse analysis attacks. To perform reverse analysis attacks, they should firstly obtain all configuration data of FPGA design. There are two ways to get configuration data generally. One is to steal the bit stream and another one is to read configuration data in RAM by using micro-probe.
With the way of stealing bit stream, attackers need to import the programmable data in every time of system booting. The way makes it possible to analyze circuit function from bit stream. In our proposed scheme, a stabilized power is used to keep the information in storage nonvolatile. The configuration data is no need to be imported again in system booting. In this case, the attackers cannot steal the bit stream of IP circuit.
Besides the way of stealing bit stream, attackers may use micro-probe to read configuration information in RAM. Therefore, the RAM units and the output signal in our scheme are set at the low level of chip. The attackers cannot probe related configuration logic by micro-probe. Consequently, IP circuits with our proposed watermark scheme has good ability against reverse analysis through stealing bit stream, especially reverse analysis on layout.
The noises in above experiments are Gaussian noise. In following experiments, we focus on noise attacks of GGD type and MSS type. The noise intensity is denoted by P, 0<P<1. Fig. 6(c) compares the proposed scheme with the method based on one dimensional chaotic mapping (ODCM).The experimental results in Fig. 6(c) show that the performance of ODCM against GGD noise attack is low with the increase of P. The reason is that the position aggregation parameter becomes small after suffering GGD noise attacks when P increases. In this case, the error probability of IP circuit increases correspondingly. In Fig. 6(d) , when P becomes larger, our scheme has better ability against MSS noise attack by comparing with that in literature [30] .
Noise Attacks. If the signals of the watermarked circuits with our scheme are not in Gaussial distribution, Where ξ denotes the optimal threshold for attack of noises. Using optimization methods in [28] which gives ξ values of 0.2, 0.4, 0.6, 0.8, we are able to compare the performance of various algorithms in terms of resistance to noise attack. The performance after suffering noise attacks can be obtained by using numerical method. Fig.6 (a) shows a comparison of OPCM [29] and TDCM scheme with that in literature [30] . With P<0.6 and low noise intensity, the security of two schemes are better than that in Xiao's [30] . Fig.6 (b) shows the ability against noise attacks of our proposed two schemes are better than the method based on one dimensional chaotic mapping when P>0.9. In contrast, the proposed method based on two-dimensional chaotic mappings are superior to previously proposed approaches in terms of resistance against noise attack. 
Conclusions and further work
This paper is focused on the intellectual protection problem of the very large integration circuit and a novel algorithm which is suitable for the IP protection of integration circuit has been proposed. The presented method utilized the two-dimensional chaotic encryption to design the safety hidden modal of intellectual property core, and then applied it on the intellectual property core algorithm which is based on the idea of two dimensional chaotic scrambling. The contributions of this paper are as follows. 1) Define the aggregation degree of the resources of physical location in the intellectual property core by safety hidden mathematical modal, and then make the prediction of the used resources aggregation degree of the inserted intellectual property core. In order to guarantee that the information of intellectual property core watermark is effectively inserted surrounding the used circuit resources, the real time inserting mode is selected according to the aggregation degree of the modal.
2) Use the safety valve built up in safety modal to control the hidden algorithm which has the super chaos effect on the two dimensional chaotic sequence. The first dimension sequence is used to control the position of the watermark which the second dimension sequence decides the bits of inserted watermark on each position. By this method, the algorithm succeeded in reducing the power consuming as well as largely increasing the watermark information concealment of the safety modal. Thus, it indeed improved the resistance ability of the watermark algorithm against the illegal attacks.
Although the intellectual property core watermark technique has provided many effective watermark algorithms for the research area of integration circuit secure design in recent years, these achievements is not mature enough for the industrial application. Thus, more research and exploration is still required to find the solution which has a high recognition by both academic and industrial fields. For the future work,we will focus on the following two perspectives:
(1) Active and low cost security control algorithm. The existing IP protection methods mainly include active and passive watermark. The effectiveness and performance of active IP protection technique is limited because it can only take the hysteresis measure to testify and prosecute the suspicious illegal. However, the passive blind watermark technique is more effective to control the fake and illegal infringement in the public scenario by putting the protection right into the hands of IP core processor. How to realize the low cost positive security technique is one of our future directions.
(2) Propose a watermark detection algorithm with high security and high practicability. Lots of existing IP protection methods are based on certain assumptions, some may even require a trustful third party. But in practical industry, the third party is untrustworthy and those methods that based on the assumption of reliable technique e.g. PUF which is not mature enough in the industry. These practical problems are the key factors which decide whether the IP protection methods can be applied into the market safely and effectively. Thus, one of the future directions is also about to propose a real time watermark detection method which is suitable for the public scenario.
